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Abstract— This paper presents a seventh order low-pass contin-
uous-time elliptic filter for use in a high-performance wireline
communication receiver. As an additional attribute, the filter
provides programmable boost in the pass-band to counteract
high frequency components attenuation. The filter shows a nom-
inal cutoff frequency of , less than  ripple in
the pass-band, and a maximum stop-band rejection of .
The filter also exhibits low noise feature (peak root spectral
noise density below ) and high linearity (more than
 of MTPR for a DMT signal of  amplitude). It has
been designed in a 0.18µm CMOS technology and it is compliant
with industrial operation conditions (-40 to 85ºC temperature
variation and ±5% power supply deviation). Simulations show a
typical power consumption of 450 mW @ 1.8V supply.
Index Terms— Analog Filters, Continuous-Time Filters, Gm-C
Filters, Low-noise, High-linearity.†
I.  INTRODUCTION
Modern high-performance receivers, particularly those
used in communications through hostile transmission media,
usually require large Dynamic Range (DR) filtering stages
before A/D conversion, in order to reduce the number of bits
that the digital processor and the converter itself must resolve
[1]. In these cases, filter requirements are not only tailored
from anti-alias criteria, due to the sampled-data nature of the
conversion stage, but also by accounting that unwanted sig-
nals, which may be even larger than the desired information,
must be sufficiently attenuated to avoid data converter over-
loads. Moreover, filters at the Analog Front-End (AFE) of the
receiver must be linear enough so not to create intermodula-
tion distortion components which fall in the desired channel.
This is, indeed, a major requirement in systems based on Dig-
ital Multi-Tone (DMT) signalling [2].
In this paper, we describe an integrated seventh-order
low-pass filter to be used at the AFE of a high-performance
broadband Power-Line Communication (PLC) receiver. As
an additional signal conditioning feature, the filter can be dig-
itally programmed for boosting the high-frequency compo-
nents of the passband. Main specifications for the filter are
 of cutoff frequency, more than  of stopband re-
jection (corner at ), less than  ripple in the pass-
band, and programmable boosting from 0 to  at 
steps. By far, the most demanding specifications concern
noise and distortion. The filter must exhibit less than
 of peak root spectral density in the passband, and
more than 60dB of MTPR for different patterns of DMT sig-
nals of  amplitude.
The paper is organized as follows. Sec. II describes the
design considerations taken to define the filter structure in or-
der to comply with specifications as well as to reduce as much
as possible the power and area consumptions. Sec. III focuses
on the transconductor block, as the main building element of
the architecture, and Sec. IV shows the circuitry used for tun-
ing. Finally, Sec. V presents simulations of the filter and
transconductor block, and Sec.  gives some concluding re-
marks.
II.  FILTER STRUCTURE
Owing to the superior performance of doubly terminated
LC ladder filter structures with regard to its low sensitivity to
components variation, their emulation by active circuits very
often constitute the candidates of choice for silicon realiza-
tion [3]. This is also favoured by the availability of algorithms
which, by simple matrix manipulations, are able to map the
original LC structure to its equivalent active representation
using integrators as elementary building blocks [4]. In the
proposed design, also based on LC emulation, the ladder filter
(illustrated in Fig. 1) has been implemented with Gm-C (or
transconductor-C) open-loop integrators given the high fre-
quency characteristic of the filter, that makes unreliable other
alternatives such as active-RC or MOSFET-C [6].
 The active structure of the filter must be scaled in order
to achieve the smallest possible area and power consumptions
for a given set of specifications [6]. The optimization algo-
rithm used in the design of the proposed filter has been de-
scribed in [7] and takes into account design aspects, such as
limited quality factor of integrators, internal peak amplitudes,
noise (they are evaluated by simple matrix methods), linearity
(using Volterra series), as well as area and power estimations.
The optimizer uses simulated annealing techniques and ex-
plores the design space of all those filter configurations de-
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rived from a single LC prototype, with integer ratios among
transconductors. This is done to reduce mismatch effects (all
transconductors are made as multiples of a single unitary ele-
ment), as well as to simplify the tuning strategy and speed-up
the design process.
In order to satisfy system requirements, it was found after
optimization that the unitary transconductor must exhibit a
transconductance of , a noise excess factor
below  and an IM3 component better than  for two
tones of  separated  along the filter passband.
On the other hand, Table 1 and 2 show, respectively, the
number of unitary elements composing the transconductors
of Fig. 1, and the value of the filter capacitances 
III.  TRANSCONDUCTOR
Fig. 2(a) shows the schematic of the transconductor em-
ployed in the filter. Transistors M1, M3 and M2, M4 (en-
hanced by the feedback action of M5, M7 and M6, M8,
respectively) ideally transfer with unity gain the input voltage
of the transconductor to the pair of nominally identical degen-
eration resistors R1 and R2. The generated incremental cur-
rent, which is ideally proportional to the input voltage as long
as resistors R1 and R2 are perfectly linear, flows through the
loop formed by transistors M5-M8 and it is replicated at the
output by M9-M12. It can be found that the transconductance
amounts
(1)
where  is the transconductance of transistor Mj,  is the
resistance of R1 and R2, and  is the gain of the amplifier
composed by M1 and M3
(2)
and  is the output conductance of transistor Mj. Approxi-
mation in (1) applies for large enough  values and reveals
that the transconductance is inversely proportional to the de-
generation resistance and can be scaled by the aspect ratio of
transistors M9-M5 (or M10-M4). On the other hand, the non-
linearity of the transconductor can be modelled, assuming
perfect matching among equivalent elements, by a third order
intermodulation coefficient given by
(3)
where  is the current provided by the tail transistor Mp and
 is the differential input voltage. According to (3), in order
to reduce IM3 for a given transconductance,  and/or  must
be increased. Whatever design strategy is used for improving
linearity care must be taken to not severely degrade the cur-
rent efficiency of the transconductor or its high-frequency
performance (parasitics at nodes  must be kept low).
Table 1: Number of unitary elements per transconductor.
16 16 16 16 10 16 24 12
9 18 18 9 6 12 4 0-32
Table 2: Filter capacitances.
34.9 pF 26.1pF 59.7pF 44.2pF 29.6pF
29.6pF 31.2pF 3.68pF 14.02pF 13.85pF
Fig. 1.  Simplified schematic of the filter. Programmable feedforward transconductors  at the insets provide transfer boosting at high frequencies.GB
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Fig. 2.  (a) Schematic of the transcon-
ductor; (b) tunable resistor; and (c) common-mode feedback circuit.
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Resistors R1 and R2 are implemented as shown in
Fig. 2(b), where transistors MR1 and MR2 are operated in the
ohmic region by means of the analogue control signal .
This allows to continuously vary the resistance  (and there-
after, the transconductance ), what is exploited to correct
variations in the cut-off frequency of the filter, as explained
later on.
In the structure of the Fig.2 (a), the noise excess factor 
is given by,
(4)
and, hence, it can be reduced, for a given  value, by low-
ering the transconductances of M5, M9 and M13. This can be
done by increasing their overhead voltages, taking into ac-
count the limited power supply (1.8V) and speed require-
ments.
A small-signal analysis of Fig.2 (a) reveals that the struc-
ture presents poles and zeros approximately given by
(5)
where  are the capacitances associated to corre-
sponding nodes in Fig.2 (a), and  is a compensation capac-
itor which aims to counteract the phase lag produced by the
poles. Note from (4) and (5), that by decreasing  the noise
excess factor is reduced but the frequency response of the
transconductor worsens. Thus, there is a trade-off between
speed and noise. Phase response of the transconductor can be
modified (Q-tuned) by controlling the current through tran-
sistors M1, M3 (and M2, M4), using terminal .
 Fig.2 (c) shows the common-mode feedback circuit of the
transconductor. Indeed, this circuit is shared by all the paral-
leled transconductors connected to the same nodes of the fil-
ter in Fig.1. To avoid stability problems, two compensation
capacitors connect the output nodes of the transconductors to
the control node, . 
IV.  TUNING CIRCUIT
Fig.3 shows the circuitry used to tune the cut-off frequen-
cy and quality factor of the (slave) filter of Fig.1. It is based
on a voltage-controlled biquad externally driven by a precise
clock reference. Transconductors in the biquad and slave fil-
ter are matched and controlled by the same tuning variables
obtained from the circuit of Fig.3. At the angular frequency
, the band-pass output voltage of the biquad
(labelled obp in Fig.3) is in phase with the input and have the
same amplitudes. At the same frequency, the low-pass output
voltage of the biquad (labelled olp in Fig.3) also shows the
same amplitude than the external reference, but they are in
quadrature. By comparing the phase of olp with that of the ex-
ternal clock, and integrating the error signal in a capacitor, the
feedback loop determines a control voltage  such that the
transconductance becomes , where  is
the frequency of the external reference. Because integrating
capacitors in the biquad and the slave filter are also matched,
the feedback loop allows to define the cut-off frequency of
the filter in terms of . Similarly, by comparing the ampli-
tude of obp and the external reference and integrating the er-
rors in a capacitor, the feedback loop determines a control
voltage  that tunes the quality factor of the slave filter. The
biquad has a quality factor , which is close to the
worst case Q of the poles of the filter. 
V.  SIMULATION RESULTS
Simulation results from extracted layout (Fig.4) are pre-
sented in this section. Fig. 5 (a) shows the transfer character-
istics of the filter (no boosting applied), and a detail of the
passband, for most representative corners of the process, sup-
ply voltage and temperature range. Passband ripple remains
below  as specified. Fig. 5 (b) illustrates the programma-
bility of the filter for different cutoff frequencies and boosting
settings. For the maximum value of  (see Fig. 1), the gain
boost amounts  at the cut-off frequency. In time domain
simulations, no instability is observed regardless of the boost
amplitude. Fig. 5(c) illustrates the root spectral density in the
passband for different corners (its peak value remains below
 and the integrated in-band noise is 155µVrms).
Fig. 6 (a) shows the intermodulation of the transconductor for
different corners when it is excited by two tones of 140mVpp
of amplitude separated 1MHz. This simulation has been made
in the frequency range of interest. As expected, the distortion
decreases as the frequency increases. Fig. 6(b) shows the fre-
quency response to a  DMT transient signal at the
worst case distortion corner. As can be seen, the multi-tone
power ratio (MTPR) is 64 dB. 
In order to compare the filter with others in the literature,
the third order distortion (HD3) has been simulated with an
input frequency of 5 MHz. In this conditions the filter
achieves a HD3 of -49 dB @ 1.2 Vpp differential input thus
showing a DR of 69 dB. Table 3 shows the main characteris-
tics of the compared filters where FOM denotes the power per
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pole per edge frequency [6]. Fig. 5 (c) shows the FOM vs DR
of those filters where the filter proposed is in the best adjust-
ment line.
VI.  CONCLUSIONS
In this paper, a seventh order elliptic-low pass filter with
gain boosting and on-chip tuning has been presented. It has
been designed in a 0.18µm CMOS process and occupies an
active area of . The filter consumption is 450 mW
(without boosting) from a power supply of , and exhibits
a dynamic range of . The filter also features very low-
noise properties.   
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Fig. 5.   a) AC characterictics of the filter.  b) Programabillity of the filter. and c) Power spectral density of noise.
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Table 3: Comparison of several filter designs
Reference Silva [8] Chen [8] Mehr [10] Yang [11] Rezzi [12] This work
Technology 0.35 CMOS 0.35 CMOS 0.6 CMOS BiCMOS BiCMOS 0.18 CMOS
Order 7 4 7 7 7 7
Power supply (V) 3.3 2.3 5 2.5 5 1.8
Edge frequency 200 MHz 150 MHz 25 MHz 600 KHz 50 MHz 34 MHz
HD3 (dB) -44 @
500 mVpp 
fin=30 MHz
-44 @
2 Vpp
fin=20 MHz
-40 @
640 mVpp
fin=2 MHz
-49 @
2 Vpp
fin=100 KHz
-40 @
700 mVpp
-49 @
1.2 Vpp
fin= 5 MHz
Noise rms 397 µV 1.69 mV - 198 µV 650 µV 155 µV
DR (dB) 51 52 60 77 52 69
Power  (mW) 60 90 60 26 40 450
FOM (J) 4 29x10 11–, 1 50x10 10–, 5 14x10 10–, 6 19x10 9–, 1 14x10 10–, 1 89x10 9–,803
